Abstract
Introduction
The graph matching problem can be accomplished by optimising an energy function based on an heuristic defined support function. A new support function has been presented in [7] which uses the Levenshtein distance as a structure measure distance between two sequences of node neighbours. It depends on the current joint probabilities of the external nodes of both cliques, so it has to be computed in every iteration of the relaxation process.
A new algorithm has been proposed in [3] in order to speed up the computation of the dynamic distance between cliques. It uses the encoding scheme proposed by [6] . For every element in the distance matrix, two incremental costs, instead of one absolute cost, are computed. One cost is the difference between the matrix element and its top neighbour, which will be named incremental vertical cost (ivc) . The other one is the difference between the matrix element and its left neighbour, and will be named incremental horizontal cost (ihc). This algorithm constructs then two different matrices, one for the incremental vertical costs and another one for the incremental horizontal costs. The values of the elements of these matrices for a given row i and a given column j, are determined by the expressions:
where C is the programmable insertion and deletion costs, which have been considered equal for hardware simplicity. ihc[i,0] = C and ivc[0,j] = C. Sub α , β is the matrix of substitution costs between sequences α and β.
The distance between two non-cyclic sequences is determined then by both the formulae: 
is the r-th rotation of the reference sequence.
Proposed architecture
Related architectures can be found in [4] [5] and [2] which perform Levenshtein distance between strings. These solutions do not treat the problem of programmable external costs nor the matching of cyclic sequences. They also restrict the maximum length of input strings. The proposed architecture overcomes all these drawbacks.
The block diagram of a single processing element is presented in fig. 1 . At the same time the incremental costs, ihc and ivc, are input to the processing element, the corresponding substitution cost is also input. The processing element calculates new incremental costs based on the results of the algorithm presented in the introduction. The incremental vertical cost is then transmitted to the adjacent processor to the right, while the incremental horizontal cost is transmitted down. It can be seen that each element of the edit distance matrix depends only on elements above it and to its left. Then, all elements along a 45° diagonal can be calculated simultaneously. The block diagram of the array architecture to compute the distance between one non-cyclic reference sequence and k input sequences is shown in fig. 2 . With such a path configuration, each processing element performs computations along its column in the edit distance matrix. The edit distance matrix for comparing a reference sequence of length m has m such columns. Therefore, m processing elements are needed to compute the incremental costs at every cycle. The output of the last column processing element is accumulated in order to compute the edit distance. The width of the accumulator depends on the maximum value that the edit distance can take, and therefore, depends on the edit costs and on the number and length of the input sequences. For this reason, the accumulator is not a part of the architecture and is provided externally.
A single phase is needed to control all data flow. At every new clock cycle, substitution costs corresponding to a new 45° diagonal of the cost matrix are input to the array. At the same time, incremental costs computed by each processing element are latched into the corresponding horizontal and vertical registers and the incremental vertical cost coming from the last processing element is added to the accumulator. The accumulator must be initialised with the value m*C.
Once the pipeline array is charged (after the first m cycles) a new structure measure distance is computed every n i cycles (i=1..k). As k input reference sequences (with different substitution matrices values) are being compared, an initialisation signal is required every time a new substitution matrix value is input to the first processing element. This signal is propagated by the system clock and it sets the ihc initial costs (C) and the accumulator initial value (m*C). Fig. 2 shows the state of the system during the i-th clock cycle.
For parallel matching of cyclic sequences, m processor arrays like the one in fig. 2 have been used. Each array of processing elements, will compute the distance between the input references and a concrete rotation ( ) 
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Last expression shows that the substitution cost to be input to the first processing element of each array r, during the i-th cycle of operation, is the r+1 column of the i-th row of the unrotated substitution cost matrix: Thus only one row of the substitution matrix have to be input into the proposed architecture at every clock cycle. Substitution costs are then propagated at every new clock cycle through the architecture from processor j of array r towards processor j+1 of array (r-1)mod m.
... 
Architecture implementation and results
Field-programmable gate arrays (FPGA) has been used to implement the proposed architecture. These devices permit to be reprogrammed in just a few milliseconds. This capability permits the ins and del costs to get a constant but programmable value C. Also, processor arrays of variable length can be fitted in the same device.
The major constrain for on-chip implementation are substitution costs, which are inputs to the proposed architecture. A new row of substitution cost matrix is needed by the arrays of processors at every new clock cycle. In order to limit I/O requirements, substitution cost has been limited to the [0..7] rang. Thus only 3 pins are necessary for each array. The only outputs wanted from the arrays are the incremental distance values (4 bits) that have to feed the external accumulators.
For a low cost and fast implementation an ALTERA EPF81500A device from family Flex 8000 has been chosen. Processing elements and their interconnection has been programmed using AHDL Development Software [1] . This device permits allocation for up to 49 processing elements (7 arrays) what is enough for most of graph labelling applications. This limits the actual implementation to reference cliques of 7 external nodes. For longer reference sequences to be matched a cascadable strategy can easily be performed just appending more than one device before the accumulator. Another solution could be the use of a higher density device of family Flex 10K with a capacity for 196 processing elements (14 arrays) and also cascadable.
Time constrains have been analysed in order to evaluate critical paths and minimum clock cycle period. Analysis of critical paths between processing elements has resulted in a maximum delay of 14 nsec for the worst case. However, automatic time analysis tools recommend a maximum clock frequency for the presented implementation of 23.80 MHz. Only one single phase is needed to control the overall process what minimises the use of limited fast interconnect lines.
Max+Plus II Simulator has been used for device functional operation and timing simulation. V . External substitution matrices (input) used for this example are also shown in fig. 3 . The C value has been set to 4 in the exemple.
Conclusions
This paper introduces the problem of high speed structure measure distance computation for graph labelling applications. A new systolic architecture is presented which permits to work with externally calculated substitution costs. Only one row of substitution cost matrix is needed by the architecture at every new clock cycle. The proposed architecture computes the distances between k input cliques of an input graph and one reference clique of a reference graph. It consists on m cascadable array of m processing elements, being m the number of external nodes of the reference clique. The distance for k input cliques with n i external nodes is computed in m+Σn i clock cycles (i=1..k). Therefore, the architecture does not limit the number of cliques or cliques complexity of the input graph. 
